You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
Emberlynn McKinney fa4c5a883a Fixed DPI 2 years ago
alu final commit, probably 3 years ago
asm reorganize 3 years ago
cpu final commit, probably 3 years ago
misc reorganized dep graph 3 years ago
reg final commit, probably 3 years ago
tool set -x in make.sh 2 years ago
vga Fixed DPI 2 years ago
.gitignore verilator test for hex7seg 3 years ago
LICENSE MIT License 3 years ago
README.md final commit, probably 3 years ago
dep_graph.dot reorganized dep graph 3 years ago
hex7seg.cpp verilator test for hex7seg 3 years ago
hex7seg.v final commit, probably 3 years ago
lab6.do initial commit 3 years ago
lab6_testbench.v initial commit 3 years ago

README.md

Bog-Standard Classwork MIPS CPU

I wrote this MIPS CPU as part of CSCE 611 at USC in 2016. We wrote it for the Altera tools, but this gets it to work somewhat with Verilator.

Currently, it can run the final project from that class, but the simulator is extremely slow. To test it with the SDL frontend:

$ git clone https://github.com/NighttimeDriver50000/mips_cpu_611.git
$ cd mips_cpu_611
$ ./tool/make.sh
$ ./obj_dir/Vmips_cpu_inst_for_sdl

This is probably all I'll do on getting this to run on Verilator, seeing as the simulation is so slow.

The code is MIT licensed, but there are far better MIPS CPUs out there.